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1 Introduction
Coarse-grained pipelined configurable architectures allow us to meet hard time con-
straints and provide high-performance computing capabilities. Often, they consist
of a scalable structure of heterogeneous resources with non-regular interconnec-
tions. Such architectures are optimized for a given applicative field. The mapping
of new applications on these targets requires a broad understanding of the internal
organization and configuration parameters, and it can become an overwhelming
task. Therefore, the need for an automated application mapping methodology
becomes critical.
A considerable number of approaches (graph-based [1], integer linear program-
ming [2], simulated annealing [3]) brings numerous solutions for similar mapping
problems. However, they focus mainly on homogeneous resources, and the appli-
cation mapping for hardware architectures with limited heterogeneous resources
and non-regular connectivity is still an open problem.
In this work, we present a new graph-based mapping methodology for coarse-
grained pipelined configurable architectures. The proposed methodology uses a
Directed Acyclic Graph (DAG) as task and hardware model. It performs a latency
evaluation of the resulting mapping and provides a set of configuration parameters
for the hardware.
2 Methodology
Our approach consists of three models described by a DAG formalism. GAPP
specifies the task dependency and application parameters. GHW describes the
hardware resources and their directed interconnections. We describe each node of
GHW by the set of tasks that it can perform, the set of working parameters and
the latency model. Finally, we obtain GMAP by graph transformations between
GAPP and GHW . We describe each node of GMAP by the properties assigned
during the mapping process (task, parameters, latency).
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Three steps integrate the mapping algorithm. First, we perform a topological
sorting of GAPP and GHW . Second, the mapping algorithm searches for the correct
match between tasks and resources. This matching respects the connectivity of
the resources and the data dependency of the tasks. During this process, two
problems may appear. The first problem, failure to match, refers to a repetitive
unsuccessful search for a resource for a given task. To solve this issue, we use
a modification of the backtracking algorithm presented by Lu et al. [1]. The
last problem, unavailability of resources, refers to a condition created by the non-
uniqueness of the topological sorting. To solve this, the algorithm verifies if there
are any data-paths available. If the mapping algorithm is not able to find any
available resources, it will proceed to cut GAPP into sub-graphs. Next, it will
try to schedule them into time slots, which are a subset of configured resources
designed to execute a subset of tasks. In order to execute the whole application, all
time slots need to be executed sequentially. Finally, after a successful mapping, we
obtain GMAP . Using the critical path of GMAP , we perform a latency evaluation.
Moreover, we obtain the set of configuration parameters from parsing GMAP .
3 Experimental results
We consider the Morphological Co-Processing Unit (MCPU) [4] as a candidate for
the use of our mapping methodology and two different applications.
The first application is a long linear pipeline of tasks. This application exceeds
the available resources. A naive way to implement this application is by several
times slots, increasing the scheduling length. In contrast, an optimized form of
implementation is through the use of all the available data paths of the hardware,
but creating a data dependency between them.
The methodology was able to achieve the best use of resources and map the
application in the least amount of time slots. The methodology solves the problem
of data dependence by specifying the necessary configuration parameters for the
correct processing of the data.
The second application, road line detection, represents a highly parallel task
organization. The optimized way to implement the application is using all the
available data-paths in the hardware. The mapping methodology was able to map
correctly the application, achieving the lowest latency possible and the best use of
resources. We obtain this as a result of the search for non-used resources of the
mapping algorithm, that allow us to find the unused data-paths.
For both applications, the results were equal to manual mapping. In addition,
the latency evaluation provides an estimate of the time consumed in processing the
entire application. Finally, the methodology was able to generate the configuration
parameters correctly. The results of the mapping algorithm are promising and
provide a proof of concept of the proposed methodology.
4 Conclusions
In this paper, we presented a mapping methodology for coarse-grained pipelined
hardware architectures. This automated application mapping methodology pro-
vides a reuse capability for this family of high-performance architectures. The
methodology is suitable for both offline and run-time mapping as it can provide
the set of configuration parameters. Our future work will decrease the execution
time of the application by developing an optimization algorithm.
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